Abstract-Hybrid multilevel converters are contemplated in an attempt to optimize the performance of voltage source converters in terms of magnitude of semiconductor losses and converter footprint, and to achieve additional features such as dc short circuit proof, which is essential for a high integrity multiterminal HVDC grid. Therefore, this paper considers an emerging hybrid cascaded converter that offers the dc side short circuit proof feature at reduced loss and footprint compared to the existing multilevel and other hybrid converters. Its operating principle, modulation, and capacitor voltage balancing strategies are described in detail. Furthermore, hybrid converter scalability to high voltage applications is investigated. The validity of the modulation and capacitor voltage strategy presented are confirmed using simulation and experimentation. The hybrid cascaded converter is extendable to a large number of cells, making it applicable to high voltage applications, and operation is independent of modulation index and power factor. On these ground, the converter is expected to be applicable for both real and reactive power applications.
ac transmission system applications [7] , [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] . However, the flow of three current components in the converter arms that are associated with the converter's ac and dc power exchanges, plus the circulating currents between converter arms, represent a major concern as these increase semiconductor losses significantly [11] , [16] , [19] [20] [21] [22] , [25] , [29] [30] [31] [32] [33] [34] [35] [36] [37] [38] . Furthermore, the large number of sizeable cell capacitors in the modular converter arms is seen as a major barrier, hampering its adoption in offshore applications where platform costs represents a significant portion of the overall capital cost. These concerns are exacerbated by vulnerability to dc side faults, as the half-bridge modular converters are unable to block an ac grid contribution so as to suppress dc link faults [10] , [39] , [40] . A full bridge modular topology can suppress this dc fault vulnerability, but with significant increase in conversion losses as the number of semiconductor devices in the active conduction path is twice that of the half-bridge modular converter. Many transmission system operators see the later solution as no go area as it is perceived to increase the operational losses over the lifetime of the transmission systems. These difficulties have initiated research into new generation of voltage source converters known as hybrid multilevel converters or mixed topologies voltage source converters. These new converter generations can potentially optimize the performance for a given application. For example, the hybrid converter with ac side H-bridge cells presented in [41] [42] [43] offers a small footprint as it requires a quarter the number of cell capacitors as the modular converter, plus offers dc short circuit protection. Another hybrid converter version that can optimize both conversion losses and footprint is presented in [42] , [44] , and [45] , where this converter also offers dc fault reversed blocking capability feature (dc link short circuit proof). A new hybrid converter that uses H-bridge cells is presented in [46] , but no details are presented on its operational principle or capability at the device or system level.
This paper describes the operational principle, modulation, and capacitor voltage balancing of the hybrid converter presented in [46] , which is called throughout this paper as hybrid cascaded converter with dc side H-bridge cell. Additionally, this paper presented simulation and experimental results in Sections III and IV to substantiate the theoretical discussion presented in Section II. The scalability of the hybrid cascaded converter to medium and high applications is investigated in Section V. The discussions presented in Sections III-V show that the hybrid multilevel converter being investigated in this paper is promising in wide range of applications as well as its 
where V dc is dc link voltage, N is the number of dc side Hbridge cells, V cj is the cell capacitor voltage of the jth cell, and S 1 and S 3 represent the switch states of the two upper switches of the main bridge connected to the load, see Fig. 1 . Since the main H-bridge uses switches S 1 and S 4 to synthesize positive half cycle of the output voltage v a , and S 2 and S 3 to generate the negative half; S 1 and S 4 are the complementary pair of S 2 and S 3 . Also, in the series connected H-bridge cells, the switching devices of the same leg, such as (S j 1 and S j 2 ) and (S j 3 and S j 4 ) are complementary pairs.
To generate sinusoidal fundamental output voltage and current waveforms from the hybrid converter with a reduced number of cells as in Fig. 1 , high-frequency carrier-based pulse width modulation (PWM) or selective harmonic elimination with a large number of notches must be used: so sinusoidal pulse width modulation (SPWM) is adopted. To generate the fundamental sinusoidal output voltage, the voltage across dc side cascaded H-bridge cells is modulated according to
where m and ω represent modulation index and fundamental frequency in rad/s. In this manner, the voltage across dc side cascaded bridge cells which represents the term
This means the dc voltage applied across the dc input of the main H-bridge cell is
The dc voltage across the dc input of the main bridge is a rectified form of the desired output voltage. Thus, the main bridge needs to operate only at the fundamental frequency, following the modulating signal v * a (t) = m sin ωt in order to synthesize both positive and negative halves of the output voltage v a (t). On this basis converter, the output voltage can be expressed as
In order words, the main bridge operates every negative half cycle to flip the input dc rectified voltage to produce the negative half of the output voltage. A phase disposition (PD) carrier arrangement is adopted because it minimizes the number of switching transitions per carrier period, compared to the phase shifted (PS) carriers for the same carrier frequency and produces centered aligned pulses (improved harmonic performance at reduced switching frequency per device). A two-cell version of the hybrid cascaded converter requires two PD carriers arranged in a contiguous band between 1 and 0 as shown in Fig. 1(b) . The dc side cascaded H-bridge cells generate voltage level V HB (t) = V dc when the modulating signal V * HB (t) is greater than the upper carrier, and voltage level V HB (t) = 0 when it is less than lower carrier. Otherwise, the cells generate voltage level
Capacitor voltage balancing is achieved by rotating the cell capacitor in every sampling period depending on the polarity of the limb current I d , and voltage magnitude of each individual cell. For this two-cell version of the hybrid cascaded converter in Fig. 1(a) , assume current direction shown is the positive, the cell capacitor with a minimum voltage is selected to charge when I d > 0, while that with a maximum voltage is selected to discharge, and the opposite is true when I d < 0. But the exact number of cell capacitors to be selected in each sampling period is determined by the voltage level to be synthesized, according to modulation function of the H-bridge cells V * HB (t). Table I summarizes the number of cell capacitors to be selected at each voltage level, and the charging and discharging behavior of each individual cell for a given limb current I d polarity. A voltage band of 10% of 1 2 V dc is imposed on the cell capacitor voltages to prevent extreme discharge or overcharge at voltage levels ±V dc . Within these voltage extremes, switch state (i) is used to bypass all the cell capacitors (the capacitor voltages of both cells are within the band), otherwise switch states (ii) or (iii) that exploit bipolar capability of the H-bridge cell are used to prevent voltage deviation outside the pre-defined voltage-band ±V dc . Fig. 1(c) shows the three-phase version of the generic hybrid cascaded multilevel converter with N dc side cascaded H-bridge cells per limb. When the number of H-bridge cells is sufficiently high, high-frequency PWM can be replaced by amplitude (staircase) modulation as shown in Fig. 1(c) . The three-phase version of the hybrid cascaded converter in Fig. 1(c) requires a three-phase line frequency transformer with isolated windings at the converter side. Additionally, the dc side cascaded H-bridge cells of each limb must be able to block the full dc link voltage in order to be able to generate the fundamental output voltage of v a = mV dc sinωt. This means that the hybrid converter can generate the same fundamental output voltage as the MMC (v a = 1 2 mV dc sinωt), but with half the dc link voltage of the MMC, where the switching devices and cell capacitors in both converters have the same voltage stresses and equivalent current stresses. Furthermore, it generates the same voltage levels per phase as the MMC but with half the number of cells. Moreover, the hybrid cascaded converter is inherently dc short-circuit proof, where this feature is activated by inhibiting the gating signals to the converter switches, as the H-bridge cell capacitors will oppose any current flow; thus there is no current in converter switches and no power exchange between the converter ac and dc sides. However, the issues related to short circuit proof feature is out of scope of this paper.
With a lossless power conversion assumption in both the dc side cascaded H-bridge cells and main bridge power stages, the power balanced equation assumes the ac side active power equals the dc power, so
where the modulation index of the H-bridge converter is de-
represents the mean dc current, I m is the peak of the fundamental output current "i a ," and V p is the peak phase load voltage. In the time interval 0 ≤ ωt ≤ π, the instantaneous dc current in the converter limb can be approximated by
The instantaneous power flow through the dc side cascaded H-bridges is
In (8), first term indicates that the dc power balances the ac power flow as in the MMC. Therefore, the capacitor voltage balancing must exploit the bipolar capabilities of the H-bridge cells in order to force the average power that the dc side cascaded H-bridge cells exchange with the ac side, to zero. This is necessary to maintain voltage balancing of the H-bridge cell capacitors. Assuming that the capacitors of the two-cell version of the hybrid converter in Fig. 1(a) are uniformly utilized over one or multiple half fundamental periods, the continuous equivalent current through each cell capacitor can be approximated using the concept of local average over one sampling period This approximation of the cell capacitor instantaneous continuous current in (9) confirms the previous interpretation of the (8) , and confirms that the H-bridge cells of this hybrid cascaded cannot be replaced by the half-bridge cells as in the MMC case.
III. SIMULATIONS
This section presents simulation results when a single-phase hybrid converter with two H-bridge cells per limb is operated from a 120 V supply. The simulation parameters are V dc = 120 V, cell capacitance C = 2.2 mF, and the converter is controlled using SPWM with a 2 kH carrier frequency. Fig. 2 shows simulation results when the converter operates with a modulation index m = 1, and supplies a passive load of 10-Ω resistance and 10-mH inductance, which is equivalent to 0.95 power factor lagging at 50 Hz. Fig. 2(a) and (c) shows that the two-cell version of the hybrid cascaded converter generates a phase voltage with five voltage levels, with relatively low total harmonic distortion (THD) and low dv/dt voltage stresses on ac side equipment. The output voltage spectrum in Fig. 2(c) shows the harmonics distribution is similar to a typical multilevel converter such as the MMC when controlled with SPWM. Fig. 2(b) shows hybrid converter produces good quality sinusoidal output current. Fig. 2(d) and (e) displays voltage waveforms across the dc side cascaded H-bridge cells and at the dc input of the main bridge when PWM is used. They are complementary as explained Section II, with their sum equal to the full dc link voltage. Fig. 2(f) shows that the hybrid cascaded converter is able to operate in applications with predominantly real power exchange (high power factors), with the voltage balancing of the H-bridge cell capacitors maintained tightly around 1 2 V dc . Fig. 2(g) displays the input dc link current of the hybrid converter, where the theoretical I d is expected to be an image of the output current i a , as assumed in (7); however, the actual input dc link current I d exhibits some switching. The switching action observed in I d is due to the fluctuation of the cell capacitor voltages around Table I , and the commutation instances of the main bridge at zero voltage but not necessarily zero current. Positive current pulses are created when V dc −V c 1 −V c 2 > 0 and negative current pulse when V dc −V c 1 −V c 2 < 0. The current pulse magnitudes are limited by the load impedance, provided the main-bridge two upper or lower switches are not simultaneously ON during the "0" voltage at its input V m (t) = 0. This phenomena of I d tending to be a switched current disappears when a large number of cells are used with staircase modulation, as the "0" voltage level can be treated as an instant, not an extended period as in the case of the illustrative two-cell hybrid converter being considered here.
To illustrate the suitability of the hybrid cascaded for applications that require the converter terminal voltage to be varied, such as in HVDC applications, the modulation index is reduced to 0.4, and the load is reduced to 40% to maintain the load current near constant. The waveforms in Fig. 3 show that the hybrid converter is able to operate at reduced modulation, while exchanging power with the ac at near unity power factor. Additionally, at a low modulation index such as 0.4, the hybrid cascaded converter continues to present relatively high-quality voltage and current waveforms to the load, with its H-bridge cell capacitor voltages maintained balanced, Fig. 3(a)-(c) .
To demonstrate the hybrid cascaded multilevel converters reactive power capability, the load power factor is reduced to 0.37 lagging (R = 4 Ω and L = 31.8 mH) when the modulation index is m = 0.9. The system is able to operate successfully with voltage stresses across switching devices controlled since voltage balancing of the H-bridge cell capacitors is maintained, see Fig. 4 . However, at low-power factor where phase angle between the phase current and voltage approaches 1 2 π, the cell capacitor energy storage requirements increase to those of the MMC. This means larger cell capacitance is needed in reactive power applications.
Additional case is presented in Fig. 5that illustrates operation of the hybrid converter at zero power lagging and unity modulation index (typical operation of static synchronous series and shunt compensators, SSSC, and STATCOM). The output phase voltage and current, capacitor voltages, and main bridge dc input current show output waveform quality and cell capacitor voltage balancing are maintained as in the previous cases. However, the input dc current to the main bridge I d exhibits less switching despite large cell capacitor voltage ripple as previously mentioned.
IV. EXPERIMENTAL VALIDATION
This section presents experimental results for the prototype two-cell hybrid cascaded converter being considered in this paper. Modulation and capacitor voltage balancing is implemented in a 32-bit microcontroller Cypress CY8CKIT-050 PSoC 5LP, see Fig. 6 .
A 2-kHz switching frequency and 2.2-mF H-bridge cell capacitance are used. Fig. 7(a) illustrates the PSoC microcontroller implementation of the hybrid cascaded converter modulation and capacitor voltage balancing. Fig. 7(b) presents block diagram that illustrates generic implementation of the hybrid converter modulation and capacitor voltage balancing. Fig. 8 shows experimental results obtained when the prototype hybrid converter operates at unity modulation index, and supplies a passive load of 13-Ω resistance and 5 mH, which is equivalent to a 0.99 power factor lagging. Fig. 8(a)-(c) shows the output voltage and its spectrum, and output current waveform. The two-cell version of the hybrid cascaded converter with dc side H-bridge cells produces high-quality output voltage and current waveforms, with low dv/dt. Fig. 8(d) shows the two H-bridge cell capacitor voltages remain balanced and settled around 1 2 V dc when the converter operates at unity modulation index and a power factor approaching unity (applications with predominantly real power exchange). Fig. 8(e) shows a sample of the voltage waveform across dc side cascaded H-bridge (upper plot), and voltage across the dc input of the main bridge that is connected to the load (lower plot). The two voltage waveforms are complementary as described in theoretical discussion and obtained in the simulations in Sections II and III. Fig. 9 demonstrates that the hybrid converter is able to operate in applications with dominantly reactive power exchange The experimental waveforms are obtained when the hybrid cascaded converter is connected to the passive load of 4 Ω and 35 mH, which corresponds to a 0.34 load power factor lagging. The converter is able to operate satisfactory, and produces highquality output voltage and current waveforms, with balanced H-bridge cell capacitor voltages. , and (b) generic implementation of the hybrid converter modulation and capacitor voltage balancing (n v is the voltage level to be synthesis, and n 1 and n 2 are two vectors used to identify the cell capacitors to be bypassed from that to be inserted in the power path to synthesize the desired voltage levels). Fig. 10 presents experimental results when the converter is operated at a low modulation index (m = 0.6) to demonstrate its ability to operate in variable voltage applications that require modulation index to be varied over a wide range. The converter is connected to 22 Ω and 10 mH load, which corresponds to a 0.99 power factor, lagging. The hybrid cascaded converter operates successfully, with balanced H-bridge cell capacitor voltages, and relatively good quality output voltage and current waveforms, as seen in Fig. 10(a)-(c) .
Based on the simulation and experimental results presented in Sections III and IV it can be concluded that the hybrid cascaded converter with dc side cascaded H-bridge cells can operate over the entire power factor and modulation index linear range, without cell capacitor voltage balancing problems. This means it can be employed for both real and reactive power applications such as motor drives, dc transmission systems, and as a static synchronous compensator.
V. SCALABILITY OF THE HYBRID CASCADED MULTILEVEL CONVERTER
The previous sections have confirmed the applicability of the hybrid cascaded converter in a wide range of applications. This section demonstrates its scalability to high-voltage Simulation results are displayed in Fig. 11 ,where with a relatively large number of cells per limb, hybrid cascaded converter produces high quality three-phase output voltage and currents [42] , "C" FOR HYBRID CASCADED WITH AC SIDE CASCADED FULL-BRIDE CELLS [42] , "D" FOR MIXED CELLS MMC (50% FULL-BRIDGE PLUS 50% HALF-BRIDGE CELLS) [47] , "E" FOR THREE-LEVEL MMC CELLS [47] , AND "F" FOR FIVE-LEVEL CROSS CONNECTED CELLS [47] with extremely low THD and dv/dt [see Fig. 11(a)-(c) ]. Additionally, the voltage across dc side cascaded H-bridge cells and that across the dc input of the main bridge connected to interfacing transformer in Fig. 11(d) and (e) are in line with the theoretical waveforms depicted in Fig. 1(c) in Section II. Fig. 11(f) shows that the voltages across converter cell capacitors remain tightly balanced around the desired settle point of 1 11 × 20 kV ≈ 1.82 kV. These results have shown that the hybrid converter being investigated in this paper has potential for high voltage applications. Table II compares hybrid converter being discussed and some of the recently proposed multilevel converters. Based on Table II no single converter provides all the desirable features (dc short circuit proof at reduced semiconductor losses, small footprint, and applicable to long and short distance transmission line). The converter topologies are referenced to converter "A," where N and V dc are number of cells and dc link voltage.
VI. CONCLUSION
This paper presented the basic operational principle, modulation, and capacitor voltage balancing of an emerging hybrid cascaded multilevel converter with dc side cascaded H-bridge cells. Simulations and experimentation were used to confirm the practicality of the hybrid cascaded converter, including its scalability to high-voltage applications. It has been shown that the hybrid cascaded converter with dc side cascaded H-bridge cells can operate over the entire P-Q envelope normally required for HVDC converters, without capacitor voltage balancing problems, and with voltage stresses on the converter switches evenly distributed. The main H-bridge converter that is connected to the load or interfacing transformer operates at fundamental frequency, while the effective switching frequency per device within the dc side cascaded H-bridge cells are low (in order of 150 Hz or lower) when a large number of cells is used. Thus, low H-bridge switching loss is expected.
